

# UTILITY PATENT APPLICATION TRANSMITTAL UNDER 37 C.F.R. §1.53(b)

ASSISTANT COMMISSIONER FOR PATENTS

Box PATENT APPLICATION

Washington D.C. 20231

Case Docket No.: K-234

Sir:  
Transmitted herewith for filing is the patent application of  
INVENTOR OR APPLICATION IDENTIFIER: Jong Heon KIM  
FOR: APPARATUS FOR GENERATING PSEUDO-NOISES CODE AND METHOD FOR GENERATING  
PSEUDO-NOISE CODES USING THE SAME

Enclosed are:

1. ☒ 29 pages of specification, claims, abstract
2. ☒ 8 sheets of FORMAL drawing.
3. ☒ 2 pages of newly executed Declaration & Power of Attorney (original).

7. ☒ Assignment Papers for LG Electronics Inc. (cover sheet, assignment & assignment fee).
8. ☒ Certified copy of Korean Patent Application Nos. 50670/1999 filed November 15, 1999 and 12549/2000 filed March 13, 2000.
9. ☒ Two (2) return postcards.  
☒ Stamp & Return with Courier.  
☒ Prepaid Postcard-Stamped Filing Date & Returned with Unofficial Serial Number.

4. ☒ Priority Claimed to Korean Appln. Nos. 50670/1999 and 12549/2000, whose entire disclosures are incorporated herein by reference.

5. ☐ Small Entity Statement.

6. ☒ Information Disclosure Statement, Form PTO-1449 and reference.

10. ☒ Authorization under 37 C.F.R. §1.136(a)(3).

11. ☐ Other:

## CLAIMS AS FILED

For	No. Filed		No. Extra	Rate	Fee
Total Claims	16	- 20	0	X \$18.00	\$0.00
Indep. Claims	4	- 3	1	X \$80.00	\$80.00
Multiple Dependent Claims (If applicable)				X \$270.00	\$0.00
				BASIC FEE	\$710.00
				TOTAL FILING FEE	\$790.00

☐ This is a Continuation-in-part (CIP) of prior application No: \_\_\_\_\_ filed \_\_\_\_\_. Incorporation By Reference-The entire disclosure of the prior application is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

☐ Amend the specification by inserting before the first line the sentence:

-This application is a continuation-in-part of Application Serial No. \_\_\_\_\_ filed \_\_\_\_\_.--

☒ A check in the amount of \$790.00 (Check #9769) is attached.

☐ Please charge my Deposit Account No. 16-0607 in the amount of \$\_. A duplicate copy of this sheet is enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 16-0607. A duplicate copy is enclosed.

☒ Any additional filing fees required under 37 C.F.R. 1.16.

☒ The Commissioner is hereby authorized to charge payment of following fees during the pendency of this application or credit any overpayment to Deposit Account No. 16-0607. A duplicate copy of this sheet is enclosed.

☒ Any patent application processing fees under 37 C.F.R. 1.17.

☒ Any filing fees under 37 C.F.R. 1.16 for presentation of extra claims.

FLESHNER & KIM, LLP

Daniel Y. J. Kim  
Registration No. 36,186

Correspondence Address Below:

P.O. Box 221200

Chantilly, VA 20153-1200

(703) 502-9440 DYK/kam

Date: November 15, 2000

JC555 U.S. PTO  
09/712145



11/15/00

# APPARATUS FOR GENERATING PSEUDO-NOISES CODE AND METHOD FOR GENERATING PSEUDO-NOISE CODES USING THE SAME

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The invention relates to an apparatus for generating pseudo-noise codes, and in particular to an apparatus for generating pseudo-noise codes adapted for advancing or retarding 1 pseudo-noise chip generated therefrom within one clock in a radio communication network based on the code division multiple access(CDMA), and a method for generating pseudo-noise codes by using the pseudo-noise code generating apparatus.

### 2. Description of the Related Art

In a radio communication network based on the code division multiple access(hereinafter will be referred to CDMA), a pseudo-noise or pseudorandom noise generator is generally applied to a receiving or transmitting end of a communication apparatus. A pseudo noise code generator applied to the receiving end performs user discrimination, time and phase locking and decoding on signals received from the receiving end by generating pseudo-noise(hereinafter will be referred to PN) sequence.

In IS-95 as the international standard of the CDMA communication system, an Long PN code generator for  $(2^{42}-1)$  beat length and a short PN code generator for  $2^{15}$  are currently recommended.

Herein, the short PN code generator generates short PN code lines of  $2^{15}$  beat length in respect to each of an in-phase (hereinafter will be referred to I) channel and a quadrature-phase (hereinafter will be referred to Q) channel.

Again, a typical PN code generator has length of  $(2^n - 1)$ . Therefore, the foregoing PN code generator of the IS-95 standard can be referred to as a typical PN code generator. However, the short PN code generator is modified from the typical PN code generator by inserting "0" beat output to generate  $2^n$  beat length.

The PN codes generated from these pseudo noise code generators are generated by a Linear sequence shift register (hereinafter will be referred to LSSR) composed of n number of flip-flops of shift registers. In particular, the pseudo noise code generators are applied so that a searcher of a base station receiver or terminal receiver can rapidly acquire pilot signals included in the received signals and a finger of the receiver can track the PN codes included in the received signals. Here, the PN codes are generated by the pseudo noise code generator to find PN codes included in the received signals in the receiver of the base station or terminal, and offsets of the PN codes are intentionally retarded or advanced to perform operations for acquiring pilot signals or finding the PN codes.

FIG. 1 is a block diagram for showing the configuration of a PN code generator of the prior art, wherein 4 stage LSSR 1 to 4 is used.

Before explaining the apparatus shown in FIG. 1, it should be understood that N times clock of the PN chip rate is used for a system clock. Namely, the system clock is "chip rate x N." The number of clocks applied to the LSSR 1 to 4 of FIG. 1 is adjusted through a clock enable according to the system clock, and accordingly the PN code generator shown in FIG. 1 is normally operated and

one PN chip advance or one PN chip retard is performed.

In FIG. 1, when the PN code generator composed of an exclusive OR(EOR) gate 5 and 4 stage LSSRs 1 to 4 is normally operated, the clock enable is enabled with one system clock for N number of system clocks. In this way, one system clock is applied to the LSSRs 1 to 4 during one PN chip time period.

However, the PN code lines, after generated according to the normal operation of the PN code generator, are intentionally retarded or advanced for one PN chip so as to be used for code acquisition or code tracking.

One next PN chip retard means that the state of the LSSR 1 to 4 is repeated for one PN chip time period, in which zero system clock is applied to the LSSR 1 to 4 during one PN chip time period or N number of system clocks by adjusting the clock enable.

One next PN chip advance means that the state of the LSSR 1 to 4 bypasses the next state to transit into the second state, wherein 2 system clocks are applied to LSSR 1 to 4 during one chip time period or N number of system clocks. Therefore, the conventional PN code generating methods have a problem that a system clock at least two times of the PN chip speed is required for one PN chip advance.

In other words, in the communication atmosphere from now on, requirements about functions of a modem of each communication equipment including the base station or terminal are getting more various. Therefore, structure of a modem(MSM) is being more complex and number of subscribers on the radio communication network is gradually increasing also. Accordingly, a pseudo noise code generator is required which can carry out one PN chip retard or advance within the minimum system

clocks available in this communication atmosphere.

## SUMMARY OF THE INVENTION

It is therefore an object of the invention, which is proposed considering the foregoing problems of the prior art, to provide an apparatus for generating pseudo noise codes and method for generating pseudo noise codes using the same in which one PN chip generated therefrom can be advanced during one clock while using a clock same as chip rate in a radio communication system.

It is another object of the invention to provide an apparatus for generating pseudo noise codes which can generate PN codes having  $2^n$  bit length by inserting "0" bit output while using a clock same as chip rate.

To obtain these objects of the invention, it is characterized in an apparatus for generating pseudo noise codes comprising an LSSR including n number of MUXs and shift registers connected in series with each other, said apparatus performs the steps of inputting signals for obtaining the next state of the LSSR in the normal state, obtaining the next state of the LSSR for a PN chip advance, and obtaining the next state of the LSSR for a PN chip retard; generating control signals for changing the next state in respect to the LSSR; multiplying the input signals to each of the MUX in response to the control signals; and performing an operation corresponding to the multiplied signals during one clock.

To obtain these objects of the invention, it is further characterized in first circuit for obtaining the next normal state of n bit length shift registers; second circuit for obtaining the next state of the shift registers for one PN chip advance; third circuit for obtaining the next state of the shift registers

for one chip retard; and a plurality of MUXs arranged in an input end of each of the shift registers.

## BRIEF DESCRIPTION OF THE DRAWINGS

Hereinafter, preferred embodiments of the invention will be described in detail in reference to the accompanying drawings, wherein:

FIG. 1 is a block diagram for showing the configuration of a PN code generator of the prior art given with fourth order generation polynomial;

FIG. 2 is a partial block diagram of the PN code generator shown in FIG. 1 for obtaining the next state of an LSSR in the normal state;

FIG. 3 is a partial block diagram of a PN code generator according to the invention for obtaining the next state of an LSSR for performing one PN chip advance in the PN code generator;

FIG. 4 is a partial block diagram of a PN code generator according to the invention for obtaining the next state of an LSSR for performing one PN chip retard in the PN code generator;

FIG. 5 is a block diagram for showing the configuration of a PN code generator according to first embodiment of the invention;

FIG. 6 is a block diagram for showing the configuration of a PN code generator according to second embodiment of the invention;

FIG. 7 is a block diagram for showing the configuration of an LSSR of a PN code generator according to third embodiment of the invention;

FIG. 8 illustrates an operation of generating PN codes of the PN code generator shown in FIG. 7;

FIG. 9 shows the configuration of a comparator for comparing the present load state and the next load state of the LSSR for generating the PN codes of the invention shown in FIG. 7;

FIG. 10 shows the configuration of an MUX and a flip-flop for outputting load commands from each output of the comparator shown in FIG. 9 and index shown in table 1;

FIG. 11 shows a decoder for controlling the MUX shown in FIG. 7; and

FIG. 12 shows the overall configuration of the PN code generator according to the third embodiment of the invention shown in FIG. 7 to FIG. 11.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In general, a PN code generator is comprised of exclusive OR gates(hereinafter will referred to XOR gates) according to generation polynomial, and an LSSR having several shift registers as shown in FIG. 2 to FIG. 5.

For description of the invention, nth order generation polynomial  $g(X)$  as in equation 1:

$$g(X) = g_n X^n + g_{n-1} X^{n-1} + \dots + g_1 X + 1 \quad \dots\dots\dots \text{equation 1}$$

is assumed to be expressed in vectors as in equation 2:

$$\begin{aligned} \overline{g} &= [g_n g_{n-1} \dots g_1 g_0] \\ g_i &= \begin{cases} 1 & , i = n \\ 0 \text{ or } 1 & , 0 < i < n, \text{ where } i \text{ is an integer} \\ 1 & , i = 0 \end{cases} \quad \dots\dots\dots \text{equation 2} \end{aligned}$$

If the present state of the LSSR is assumed  $\vec{r}_m$ , the present state like this can be expressed

in a vector form as can be seen in equation 3:

$$r_m = \begin{bmatrix} r_{n,m} & r_{n-1,m} & \dots\dots\dots r_{1,m} & r_{0,m} \end{bmatrix}$$

$$r_{i,m} = \begin{cases} 0 & \text{or } 1, 0 < i \leq n, \text{ wherein } i \text{ is an integer} \\ 0 & , i = 0 \end{cases}$$

..... equation3

Herein, if the PN code generator is normally operated, the next state  $\vec{r}_{m+1}$  of the LSSR can be obtained as in equation 4:

$$r_{m+1} = \begin{bmatrix} r_{n,m+1} & r_{n-1,m+1} & \dots\dots\dots r_{1,m+1} & 0 \end{bmatrix}$$

$$r_{i,m+1} = \begin{cases} r_{i-1,m} \oplus (r_{n,m} g_{i-1}), 0 < i \leq n, \text{ wherein } i \text{ is an integer} \\ 0 & , i = 0 \end{cases}$$

.....equation 4

according to the present state  $\vec{r}_m$  of the LSSR, the most significant bit(hereinafter will be referred to MSB)  $r_{n,m}$  and generation polynomial  $\vec{g}$  as can be seen in equation 2.

In equation 4 like this, the following resultant values are input to the input end of a random  $i$ th shift register, wherein  $i$  is an integer from 2 to  $n$ , except the least significant bit(hereinafter will be referred to LSB) shift register of  $n$  number of shift registers.



First, an input value is obtained as a result of OR operating the output signal of the (i-1)th shift register and a resultant value of AND operation of an output signal of the nth shift register and the (i-1)th value of the generation polynomial given to the PN code generator.

Also, the next state of the linear shift register for performing one PN chip advance is an normally operating state  $\tilde{r}_{m+2}$  of the linear sequence register,

which can be expressed with the present state  $\tilde{r}_m$  and the nth order generation polynomial  $\tilde{g}$  of the LSSR as can be seen in equation 5:

$$\tilde{r}_{m+2} = \begin{bmatrix} \tilde{r}_{n,m+2} & \tilde{r}_{n-1,m+2} & \dots & \tilde{r}_{1,m+2} & 0 \end{bmatrix}$$

$$\tilde{r}_{i,m+2} = \begin{cases} \tilde{r}_{i-2,m} \oplus (\tilde{r}_{n,m} \tilde{g}_{i-2}) \oplus \left[ \left\{ \tilde{r}_{n-1,m} \oplus (\tilde{r}_{n,m} \tilde{g}_{n-1}) \right\} \tilde{g}_{i-1} \right], & 0 < i \leq n, \text{ wherein } i \text{ is an integer} \\ \tilde{r}_{n-1,m} \oplus (\tilde{r}_{n,m} \tilde{g}_{n-1}) & , i = 1 \\ 0 & , i = 0 \end{cases}$$

.....equation 5

In equation 5 like this, the following values are input to the input end of the LSB shift register of n number of shift registers in an n stage NP code generator including n shift registers.

First, a resultant value of AND operating the output signal of the nth shift register and the

(n-1)th value of the generation polynomial given to the PN code generator(AND gate) so as to be OR operated with the output signal of the (n-1)th shift register(OR gate) is input to the first shift register.

Also, a resultant value is input to the input end of the random ith shift register of shift registers from 2 to n, which is obtained through OR operation of first value which is obtained by AND operation of the (i-1)th value of the generation polynomial and a value from OR operation of an output signal of the (n-1)th shift register and a value from AND operation of an output signal of the nth shift register and the (n-1)th value of the generation polynomial; second value which is obtained through AND operation of an output signal of the nth shift register with the (i-2)th value of the generation polynomial; and third value as an output signal of the (i-2)th shift register..

Also, the next state of the LSSR for one PN chip retard is same as shown in FIG. 4 which will be described hereinafter, and is expressed with the present state  $\bar{r}_m$  of the LSSR. Namely, the retard is performed by causing feedback of an output signal of the ith shift register to the input end of the ith shift register according to  $r_{i,m+1} = r_{i,m}$ , or by disabling an external signal applied to each shift register during one PN chip time period.

FIG. 2 is a partial block diagram of the PN code generator shown in FIG. 1 for obtaining the next state of the linear sequence register in the normal state.

In FIG. 2, the PN code generator obtains the next state of the LSSR when the PN code generator given with generation polynomial  $g(X) = X^4 + X^3 + 1$  is normally operated, in which each component of the next state of the LSSR can be expressed by using equation 4 as can be seen in equation 6:

$$\begin{aligned}
r_{4,m+1} &= r_{3,m} \oplus (r_{4,m} g_3) = r_{3,m} \oplus r_{4,m} \\
r_{3,m+1} &= r_{2,m} \\
r_{2,m+1} &= r_{1,m} \\
r_{1,m+1} &= r_{4,m}
\end{aligned}
\tag{equation 6}$$

FIG. 3 is a partial block diagram of a PN code generator for obtaining the next state of an LSSR for performing one PN chip advance in a PN code generator according to the invention;

In FIG. 3, the PN code generator given with generation polynomial  $g(X) = X^4 + X^3 + 1$  obtains the next state of the LSSR to perform one chip advance, in which the operation for obtaining the next state of the LSSR shown in FIG. 3 is same as equation 5 and explanation thereof.

Each component of the next state of the LSSR can be expressed by using equation 5 as can be seen in equation 7:

$$\begin{aligned}
r_{4,m+2} &= r_{2,m} \oplus (r_{4,m} g_2) \oplus \left[ \left\{ r_{3,m} \oplus (r_{4,m} g_3) \right\} g_3 \right] = r_{2,m} \oplus r_{3,m} \oplus r_{4,m} \\
r_{3,m+2} &= r_{1,m} \\
r_{2,m+2} &= r_{4,m} \\
r_{1,m+2} &= r_{3,m} \oplus (r_{4,m} g_3) = r_{3,m} \oplus r_{4,m}
\end{aligned}
\tag{equation 7}$$

FIG. 4 is a partial block diagram of the PN code generator for obtaining the next state of an LSSR for performing one PN chip retard in the PN code generator according to the invention.

In FIG. 4, the PN code generator given with generation polynomial  $g(X) = X^4 + X^3 + 1$  obtains the next state of the linear sequence shift register to perform one PN chip retard, in which feedback of an output signal to each of the shift registers 11 to 14 is shown.

Also, the PN code generator with generation polynomial  $g(X) = X^4 + X^3 + 1$  is externally provided as shown in FIG. 5 to perform one PN chip retard so that same effect can be expected when an enable signal applied to each of the shift registers 11 to 14 is disabled for one PN chip time period.

FIG. 5 is a block diagram for showing the configuration of the PN code generator according to first embodiment of the invention.

In FIG 5, the block diagram of the PN code generator is given with generation polynomial  $g(X) = X^4 + X^3 + 1$ , and has a combined configuration of FIG. 2 and FIG. 3.

In other words, a combination is provided by means of a circuit for obtaining the next state of the LSSR in the normal state and another circuit for obtaining the next state of the LSSR to perform one PN chip advance.

The PN code generator according to the invention like this is provided with each of load enable signals and sequence enable signals, and is comprised of 4 LSSRs 11 to 14 serially connected with each other, 4 MUXs 21 to 24 for outputting one input signal out of multiple input signals 0 or 1 according to each control signal, each of the MUXs being connected to the output end of each of the LSSRs 11 to 14, and an encoder 31 for generating control signals to 4 MUXs for adjusting states of the PN code generator.

Herein, "0" which is one input of the MUX 21 connected to the input end of the first LSSR of the 4 LSSRs is defined as output value of the forth LSSR14, and "1" or the other input of the

MUX 21 is defined as a value obtained by OR operating output signal of the fourth LSSR 14 and an output signal of the third LSSR 13 by an adder 15.

Also, "0" is one input of the MUX 23 connected to the input end of the random ith (herein i is an integer between 2 to n) LSSR, for example third LSSR 13, except the first LSSR 11 of 4 LSSRs 11 to 14, and is defined as a value obtained from OR operation of an output value of second ((i-1)th) shift register 12 with an AND operated value of output value of fourth shift register 14 with an output value of the second shift register. "1" is another input of the MUX 23 connected to the input end of the third shift register 13 and is defined as a resultant value obtained from OR operation of first, second and third values, in which the first value is obtained from AND operation of a value of AND operation of second value of generation polynomial and a value from OR operation of an output signal of third shift register 13 and a value from AND operation of output signal of fourth shift register 14 and third value of generation polynomial, the second value is obtained from OR operation of an output signal of fourth shift register 14 and first value of generation polynomial, and the third value is an output value of first shift register.

FIG. 5 shows that sequences which are output by FIG. 2 and FIG. 3 can be collected to each of the MUXs 21 to 24 and the output of each of the MUX 21 to 24 can be controlled by a control signal (MUX\_SEL) applied from the encoder 31.

Therefore, the receiving end of the transmitter can selectively treat a desired one selected from group including an operation in the normal state of the PN code generator and an operation of one PN chip advance within one clock.

The receiving end of the transmitter in the first embodiment of the invention can perform a

retard by using a disabling method during one PN chip time period using a sequence enable signal which is an external enable signal applied to each of the shift registers.

FIG. 6 is a block diagram for showing the configuration of a PN code generator according to second embodiment of the invention.

In FIG. 6, the PN code generator is given with generation polynomial  $g(X) = X^4 + X^3 + 1$  and has a combined shape of FIG. 2 to FIG. 4.

In other words, in FIG. 6, first circuit for obtaining the next state of the LSSR in the normal state, second circuit for obtaining the next state of the LSSR to perform one PN chip advance, and third circuit for obtaining the next state of the LSSR to perform one PN chip retard are combined. The PN code generator according to the second embodiment of the invention is provided with an Load enable signal, and is comprised of 4 shift registers 11 to 14 serially connected with each other; 4 MUXs 21 to 24 for outputting one input signal out of multiple input signals according to each control signal, each of the MUXs 21 to 24 being connected to the input end of each of the shift registers 11 to 14; and an encoder 31 for generating control signal to set the state of the PN code generator to 4 MUXs 21 to 24.

Herein, "0" is one input of the MUX 21 connected to the input end of the first shift register 11 of the shift registers and defined as output value of the forth LSSR14. "1" is another input of the MUX21 and defined as a value of OR operation of output value of fourth shift register 14 and output value of third shift register 13 by an AN adder 15. "2" is further another input of the MUX 21 and is defined as output signal of the shift register 11.

Also, "0" is one input of the MUX 23 connected to the input end of the random ith(herein i is an

integer between 2 to n) LSSR, for example third LSSR 13, except the first shift register 11 of 4 shift registers 11 to 14, and is defined as a value obtained from OR operation of an output value of second shift register 12 with an AND operated value of an output value of fourth shift register 14 with an output value of the second shift register. "1" is another input of the MUX 23 connected to the input end of the third shift register 13 and is defined as a resultant value obtained from OR operation of first, second and third values, in which the first value is obtained from AND operation of a value of AND operation of second value of generation polynomial and a value from OR operation of an output signal of third shift register 13 and a value from AND operation of an output signal of fourth shift register 14 and third value of generation polynomial, the second value is obtained from OR operation of an output signal of fourth shift register 14 and first value of generation polynomial, and the third value is an output value of first shift register. "2" is further another input of the MUX 23 connected to the input end of third shift register 13 and is defined as an output signal of third shift register 13.

In FIG. 6, it can be seen that output sequences from FIG. 2 to FIG. 4 can be collected to each of the MUXs 21 to 24 and a control signal(MUX\_SEL) applied from an encoder can be used to control an output of each MUXs 21 to 24.

Therefore, the receiving end of the transmitter can treat a desired one selected from group including an operation in the normal state of the PN code generator, one PN chip advance operation and one PN chip retard operation within one clock.

FIG. 7 is a block diagram for showing the configuration of an LSSR of a PN code generator according to third embodiment of the invention, and FIG. 8 illustrates an operation of generating PN

codes of the PN code generator shown in FIG. 7.

The configuration of the LSSR of the PN code generator according to the third embodiment of the invention is similar to the configuration of the PN code generator according to the second embodiment of the invention which is shown in FIG. 6.

Yet, though one PN chip advance and one PN chip retard operations are controlled by the encoder 31 in FIG. 6, the advance and retard operations are controlled in response to an MUX control input in the third embodiment shown in FIG. 7.

The LSSR of the PN code generator according to the third embodiment of the invention like this is comprised of 4 MUXs 21 to 24 and 4 stage LSSRs 11 to 14 for temporally storing outputs from the MUXs 21 to 24, in which an LSSR state load and an Load enable are applied only in initially loading specific values to the LSSRs 11 to 14, so in FIG. 8 for showing operations to generate PN code lines, those lines for applying the LSSR state load and load enable are omitted.

In the third embodiment of the invention, the state of the LSSRs 11 to 14 for obtaining the next normal state of the LSSRs 11 to 14, the second next state of the LSSRs 11 to 14 for obtaining one PN chip advance, or the next state of the LSSRs 11 to 14 for obtaining one PN chip retard is output according to MUX control input(MC).

FIG. 9 shows the configuration of comparators for comparing the present load state and the next load state of the LSSR for generating the PN codes of the invention shown in FIG. 7, FIG. 10 shows the configuration of the MUX and a flip-flop for outputting load commands from each output of the comparators shown in FIG. 9 and index shown in table 1, FIG. 11 shows a decoder for controlling the MUX shown in FIG. 7, and FIG. 12 shows the overall configuration of the PN code



generator according to third embodiment of the invention shown in FIG. 7 to FIG. 11.

nth order generation polynomial  $g(X)$  which is used in the third embodiment of the invention like this is same as equation 1 and equation 2.

If the present state of each of the LSSRs 11 to 14 is defined  $\bar{r}_m$ , the state can be expressed in a vector form as in equation 3 which is explained hereinabove.

If the next normal state of each of the LSSRs 11 to 14 is defined  $\bar{r}_{m+1}$ , the next state  $\bar{r}_{m+1}$  is obtained from generation polynomial of the present state  $\bar{r}_m$  of the LSSRs 11 to 14 as can be see in equation 4, the MSB  $r_{n,m}$  of the LSSRs and equation 2.

Again, the next state of the LSSR 11 to 14 for the next one step advance is the second next state  $\bar{r}_{m+2}$  of the LSSRs of the normal operation, which can be expressed by the present state  $\bar{r}_m$  of the LSSRs 11 to 14 and nth order generation polynomial  $\bar{g}$  expressed in equation 2 as in equation 5. The equation 5 can be expressed again with equation 8 and equation 9:

$$\bar{r}_{m+2} = \begin{bmatrix} r_{n,m+2} & r_{n-1,m+2} & \dots & r_{1,m+2} & 0 \end{bmatrix} \dots \dots \dots \text{equation 8}$$

$$r_{i,m+2} = \begin{pmatrix} r_{i-2,m} \oplus (r_{n,m} g_{i-2}) \oplus \left[ (r_{n-1,m} \oplus (r_{n,m} g_{n-1})) g_{i-1} \right], & 1 < i < n \\ r_{n-1,m} \oplus (r_{n,m} g_{n-1}), & i = 1 \\ 0, & i = 0 \end{pmatrix} \dots \dots \dots \text{equation 9}$$

Also, the reason that  $r_{i,m+2}$  in the foregoing equation 8 can be expressed as in equation 8 is expressed in equation 10 and equation 11:

$$\begin{aligned}
 r_{i,m+2} &= r_{0,m+1} \oplus (r_{n,m+1}g_0) \\
 &= r_{n,m+1} \dots\dots\dots \text{equation 10} \\
 &= r_{n-1,m} \oplus (r_{n,m}g_{n-1})
 \end{aligned}$$

$$\begin{aligned}
 r_{i,m+2} &= r_{i-1,m+1} \oplus (r_{n,m+1}g_{i-1}) \\
 &= (r_{i-2,m} \oplus (r_{n,m}g_{i-2})) \oplus [(r_{n-1,m} \oplus (r_{n,m}g_{n-1}))g_{i-1}]
 \end{aligned}$$

\dots\dots\dots\text{equation 11}

The next state of the LSSRs 11 to 14 for the second next PN chip retard is the present state  $\bar{r}_m$  of the LSSRs 11 to 14 in the normal operation.

In the case of the PN code generator comprised of n bit shift registers, the longest length is (n-1) for continual output of "0" bit according to the characteristic thereof. However, it is known that insertion of "0" bit output is supposed to be added behind "0" bit output of (n-1) length. This is, considering the load state of the present n bit shift register, same as repeating the state once more in which the load state is "0....00010". Herein, the right side in the load state of the n bit shift register

is referred to the MSB.

The following table 1 shows an example of generating PN codes in the following equation 12, which shows the state of the PN code generator of FIG. 12 proposed in the invention.

table 1

Input		Present				Next				Output
A	R	Resister load	C0	C1	D0	Resister load	C0	C1	D0	MC
		state				state				
		(PN_State)				(PN_State)				
0	0	....								
0	0	10000	1	0	0	0100	0	1	0	1
0	0	0100	0	1	0	0010	0	0	1	1
0	0	0010	0	0	1	0010	0	0	0	0
0	0	0010	0	0	0	0001	0	0	0	1
0	0	0001	0	0	0	1001	0	0	0	1
0	0	....				.....				....
1	0	....				.....				....
1	0	1000	1	0	0	0010	0	0	1	2
1	0	0100	0	1	0	0010	0	0	0	1
1	0	0010	0	0	1	0001	0	0	0	1
1	0	0010	0	0	0	1001	0	0	0	2
1	0	0001	0	0	0	1101	0	0	0	2
1	0	....				.....				.....
0	1	....				.....				.....
0	1	1000	1	0	0	1000	1	0	0	0

0	1	0100	0	1	0	0100	0	1	0	0
0	1	0010	0	0	1	0010	0	0	1	0
0	1	0010	0	0	0	0010	0	0	0	0
0	1	0001	0	0	0	0001	0	0	0	0
0	1	.....				.....				.....

In the foregoing table 1, "A" means one PN chip advance command, and index "R" means one PN chip retard command. Also, indexes "C0" and "C1" express each output of the comparators shown in FIG. 7, and index "MC" means an MUX control input.

The PN code generator of the invention shown in FIG. 12 uses generation polynomial as the following equation 12:

$$g(X) = X^4 + X^3 + 1 \quad \dots \text{equation 12}$$

The PN code generator according to the third embodiment of the invention can be operated when the next normal state of the LSSRs 20 to 23, the next state of the LSSRs 20 to 23 for one PN chip advance and the next state of the LSSRs for one PN chip retard are output to the decoder 70 via an LSSR 100, first and second comparators 30 and 40, a MUX 50, a flip-flop 60 and a combinational circuit 80, and outputs of the MUXs 21 to 24 arranged at the input end of the LSSRs 11 to 14 respectively are controlled according to output of the decoder 70.

In the invention, the first and second comparators 30 and 40 shown in FIG. 9 and FIG. 12 compare the present and next load states of the LSSR according to LSSR state inputs, and the MUX 50 and the flip-flop 60 shown in FIG. 10 and FIG. 12 are used for outputting each output of the first

and second comparators 30 and 40 and load commands of the LSSRs 20 to 23 from indexes an AND R shown in table 1.

Also, the decoder 70 shown in FIG. 11 and FIG. 12 are used for controlling the MUXs 10 to 13 of FIG. 7 and FIG. 8 from one PN chip retarded input. Here, in the input end of the decoder 70, output values C0 and C1 of one PN chip advance signal input end, one PN chip retard signal input end, and the first and second comparators 30 and 40; and an output signal D0 of the flip-flop 60 are output to the decoder 70 after combined in the combinational circuit 80. In the decoder 70, one PN chip advance signal 2('10' in binary number) to the LSSR 100 according to an input signal in the combinational circuit 80, one PN chip retard signal 0('00' in binary number) or a signal 1('01' in binary number) for proceeding of the next state is output.

Accordingly, the MUXs 10 to 13 are controlled from one PN chip advanced or one PN chip retarded input as in FIG. 7 and FIG. 8 of the invention so that one PN chip advance and retard including normal operation of PN code generation can be treated within one clock.

In other words, the present PN state is the LSB in the left side and the MSB in the right side of the LSSR output. Here, when '10'(0010 the next state of 0100) is first output, the MUX control input(MC) signal is 0, so it is a retard state of repeating the present state once more, and when '10' is second output, the MUX control input(MC) signal is 1 to pass to the next state output.

Also, in the case of proceeding, when the advance is 1 of inputs of table 1 as the initial '100' is output, the MUX output is 1 as the normal state, and when the advance is 1 also in '10' as the next state, the MUX output is 1 as the normal state, so that "0" bit output insertion can be realized to the short PN code generated in respect to I channel and Q channel.

According to the invention as described hereinabove, one PN chip advance or retard can be selectively performed during one system clock while the PN code generator is operated in the system clock higher than the PN chip rate. Therefore, when this PN code generator is applied to the receiving end of a CDMA type radio communication system, PN code tracking can be performed by a system clock so that parallel processing through sharing sources can be increased as well as accepting quantity of a finger provided in the receiving end of the radio communication system.

WHAT IS CLAIMED IS:

1. An apparatus for generating PN(pseudo noise) codes comprising:

a control unit for outputting a control signal for the normal state or a PN chip advance;

a plurality of MUXs for outputting an output value of the next state for normal operation or an output value of a PN chip advance as an output signal in response to the control signal of said control unit;

a plurality of shift registers connected for outputting PN chip codes of the next or the second next state during one system clock time period in response to said MUXs, the input end of each of said shift registers being connected to the output end of each of said MUXs.

2. The apparatus for generating PN codes according to claim 1, wherein said control unit further outputs a control signal for a PN chip retard; and wherein said MUXs further outputs a value for said PN chip retard.

3. A method for generating PN codes in an n stage PN code generator comprising an LSSR(linear sequence shift register) including n number of shift registers connected in series and n number of MUXs, the output end of each of the n number of MUXs being connected to input end of said n shift registers, said method comprising the steps of:

inputting signals to perform an operation for obtaining the next state of the LSSR in the normal state and an operation for obtaining the next state of the LSSR for a PN chip advance into each of the n MUXs;

generating the control signals for changing the next state in respect to the LSSR;

multiplying signals input to each of the MUXs in response to the control signals; and  
performing an operation corresponding to the multiplied signals during one clock.

4. The method for generating PN codes according to claim 3, wherein said operation for obtaining the next state of the LSSR for the PN chip advance comprises:

inputting a resultant value of OR operating an output signal of (n-1)th shift register and a resultant value of AND operating an output signal of nth shift register and (n-1)th value of generation polynomial given to the PN code generator into an input end of first shift register of the n number of shift registers; and

inputting a resultant value of OR operating first, second and third values at the same time into the input end of random ith shift register except the first shift register, the first value being obtained from OR operating an output signal of (i-1)th shift register of generation polynomial and a resultant value of OR operating an output signal of the (n-1)th shift register and a resultant value of AND operating an output signal of the nth shift register and (n-1)th value of the generation polynomial, the second value being obtained from AND operating an output signal of the nth shift register and (i-2)th value of the generation polynomial, and the third value being an output signal of (i-2)th retard device.

5. The method for generating PN codes according to claim 3, wherein an operation for the PN chip retard for the LSSR is performed to disable external enable signals applied to each of the shift registers during one PN chip time period.



6. The method for generating PN codes according to claim 4, wherein if the generation polynomial is nth order generation polynomial  $g(X)$  and the nth order generation polynomial  $g(X)$  is

$$g(X) = g_n X^n + g_{n-1} X^{n-1} + \dots + g_1 X + 1 ,$$

the nth order generation polynomial  $g(X)$  is

$$\bar{g} = [g_n \ g_{n-1} \ \dots \ g_1 \ g_0] ,$$

$$g_i = \begin{cases} 1 & , i = n \\ 0 \text{ or } 1 & , 0 < i < n, \text{ wherein } i \text{ is an integer} \\ 1 & , i = 0 \end{cases}$$

7. The method for generating PN codes according to claim 6, wherein if the present state of the LSSR is assumed  $\bar{r}_m$ , and the present state of the LSSR is expressed as

$$\bar{r}_m = [r_{n,m} \ r_{n-1,m} \ \dots \ r_{1,m} \ r_{0,m}]$$

$$r_{i,m} = \begin{cases} 0 \text{ or } 1 & , 0 < i \leq n, \text{ wherein } i \text{ is an integer} \\ 0 & , i = 0 \end{cases}$$

, and the PN code generator is normally operated, the next state  $\bar{r}_{m+1}$  of the LSSR according to the present state  $\bar{r}_m$  of the LSSR, MSB(most significant bit)  $r_{n,m}$  and generation polynomial  $\bar{g}$  is

$$r_{m+1} = \begin{bmatrix} r_{n,m} & r_{n-1,m} & \dots & r_{1,m} & r_{0,m} \end{bmatrix},$$

$$r_{i,m+1} = \begin{cases} r_{i-1,m} \oplus (r_{n,m} g_{i-1}), & 0 < i \leq n, \text{ wherein } i \text{ is an integer} \\ 0, & i = 0 \end{cases}$$

5

8. The method for generating PN codes according to claim 6, wherein the second next state  $\bar{r}_{m+2}$  of the LSSR for performing one PN chip advance of the LSSR according to the present state  $\bar{r}_m$  of the LSSR and nth generation polynomial  $\bar{g}$  is

$$\bar{r}_{m+2} = \begin{bmatrix} r_{n,m+2} & r_{n-1,m+2} & \dots & r_{1,m+2} & 0 \end{bmatrix},$$

$$r_{i,m+2} = \begin{cases} r_{i-2,m} \oplus (r_{n,m} g_{i-2}) \oplus [(r_{n-1,m} \oplus (r_{n,m} g_{n-1})) g_{i-1}], & 1 < i \leq n, \text{ wherein } i \text{ is an integer} \\ r_{n-1,m} \oplus (r_{n,m} g_{n-1}), & i = 1 \\ 0, & i = 0 \end{cases}$$

5

9. The method for generating PN codes according to claim 3, further comprising inputting a signal for performing an operation to obtain the next state of the LSSR for the PN chip retard to each of the n MUXs.

10. The method for generating PN codes according to claim 9, wherein said operation for

obtaining the next state of the LSSR for the PN chip retard causes feedback of an output signal of the  $i$ th shift register to the input end of the  $i$ th shift register, or disables an external signal applied to each shift register during one PN chip time period.

11. An apparatus for generating PN codes comprising:

first circuit for obtaining the next normal state of  $n$  bit length shift registers;

second circuit for obtaining the next state of shift registers for one PN chip advance;

third circuit for obtaining the next state of the shift registers for one chip retard; and

$n$  number of MUXs arranged in the input end of each of the shift registers.

12. The apparatus for generating PN codes according to claim 11, wherein said first circuit is adapted to connect output signals of each of the shift registers into the input ends of the shift registers connected to the output ends of said MUXs via said MUXs;

wherein said second circuit is adapted to input an output signal of  $n$ th shift register to first shift register of the  $n$  bit length shift registers, and to input an output signal of the  $((i-2))$ th shift register to the input end of random  $i$ th shift register except the first shift register; and

wherein said third circuit is adapted to input an output signal in each of the shift registers into one input end of said MUXs, the output end of each of said MUXs being connected to the input end of each of the shift registers.

13. The apparatus for generating PN codes according to claim 11, further comprising a plurality

of comparators for comparing the present load state and the next load state of each of the shift register outputs.

14. The apparatus for generating PN codes according to claim 11, further comprising a MUX for outputting compared values of the present load state and the next load state of the shift registers, and load commands of each of the shift registers from the one PN chip advance commands or the one PN chip retard commands.

15. The apparatus for generating PN codes according to claim 11, further comprising a decoder for generating a control signal for controlling said MUX from the one PN chip advance or one chip retard inputs.

16. An apparatus for generating PN codes comprising:  
n number of first MUX group;  
n number of LSSRs having input ends connected to said n number of first MUX group;  
first and second comparators for comparing the present load state and the next load state of said n number of LSSRs;  
second MUX for receiving an externally applied advance or retard signal and the signals from said comparators to output one selected from group including the next state, the second next state and the present state signals;  
a combinational circuit for receiving and combining the output signal of said second MUX,

the externally applied advance or retard signal and a compared output signal from said first and second comparators to output the resultant combined values; and

a decoder for outputting the output resultant value from said combinational circuit into each of said n number of first MUX group during one system clock.

## ABSTRACT

Apparatus for generating pseudo-noise codes adapted for advancing or retarding 1 pseudo-noise chip generated therefrom within one clock in a radio communication network based on the code division multiple access(CDMA), including the apparatus a control unit for outputting a control signal for the normal state or a PN chip advance;

a plurality of MUXs for outputting an output value of the next state for normal operation or an output value of a PN chip advance as an output signal in response to the control signal of said control unit;

a plurality of shift registers connected for outputting PN chip codes of the next or the second next state during one system clock time period in response to said MUXs, the input end of each of said shift registers being connected to the output end of each of said MUXs.

FIG.1  
Prior Art




FIG.2  
Prior Art




FIG.3




FIG.4






FIG. 5




FIG. 6





FIG. 7






FIG.8

FIG. 8 is a block diagram of a 4-stage LSSR (FIG. 8) showing MUX control input, state elements 11-14, MUXes 21-24, adders, and LSSR state output.

FIG.9




FIG.10




FIG.11





FIG.12



Docket No.: \_\_\_\_\_

**DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention entitled APPARATUS FOR GENERATING PSEUDO-NOISES CODE AND METHOD FOR GENERATING PSEUDO-NOISE CODES USING  
THE SAME the specification of which

[ X ] is attached hereto [ ] was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was  
amended on \_\_\_\_\_ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is known to me to be material to patentability in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365 (b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s):

NumberCountryForeign Filing DateMonth/Day/Year1999 / 50670KoreaNovember / 15 / 19992000 / 12549KoreaMarch / 13 / 2000

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s):Filing Date (Month/Day/Year)

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Prior U. S. Application

or PCT Parent NumberFiling Date (Month/Day/Year)Patent Patent Number (if applicable)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) and/or agent(s): Daniel Y.J. Kim, Registration No. 36,186 and Mark L. Flesher, Registration No. 34,596; Carl R. Wesolowski, Registration No. 40,372; John C. Eisenhart, Registration No. 38,128; Rene A. Vazquez, Registration No. 38,647; Michael J. Connelison, Registration No. 40,395; and Stuart I. Smith, Registration No. 42,159; and Carol L. Druzbeck, Registration No. 40,287, all of

FLESHNER & KIM  
P. O. Box 221200  
Chantilly, Virginia 20153-1200

with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and all future correspondence should be addressed to them.

Full name of sole or first inventor: Jong Heon KIM

Inventor's signature: JONGHEON KIM

Date: 2000-11-14

Residence: Seoul, Korea

Citizenship: Republic of Korea

Post Office Address: Jookong APT., 605-704, Sanggye7-dong, Nowon-gu, Seoul, Korea

Full name of joint inventor(s):

Inventor's signature:

Date:

Residence:

Citizenship:

Post Office Address:

Full name of joint inventor(s):

Inventor's signature:

Date:

Residence:

Citizenship:

Post Office Address: